Home /
Jobs / System-On-Chip Design Engineering Manager
OFFICIAL H-1B DISCLOSURES
System-On-Chip Design Engineering Manager Reported H-1B wages for this job title. Explore roles, wages, and case statuses using public Department of Labor records.
Insights follow the displayed search filters, including partial name matches. All loaded years.
Insights & charts ↓ Salary records ↓ THE BIG PICTURE
System-On-Chip Design Engineering Manager insights Official U.S. DOL recordsTotal filings 4 All loaded years · FY 2016–2026
Median yearly base salary $251,087 4 eligible salary records
Employer names 1 Distinct reported names
Typical salary range $228,587–$266,827 Middle 50% of yearly wages
Filing & salary trends How reported activity and wages changed over time
All loaded years · FY 2016–2026 Filing volume Median wage
0 1 1 2 2 FY 2023: 1 filings 23 FY 2024: 1 filings 24 FY 2025: 2 filings 25 Fiscal year
FY 2025 2 filings $237,567 median · n=2
Salary distribution Where reported yearly base wages concentrate
All loaded years · FY 2016–2026 $250k+ Most common wage band
$0 $125k $250k+
Most reported roles Explore job mix and compare reported wages
All loaded years · FY 2016–2026 Filings Median wage
Leading worksite cities Where filings are concentrated
All loaded years · FY 2016–2026 Filings Median wage
Case outcomes Certification and withdrawal context
All loaded years · FY 2016–2026 100.0% Certified LCAs
Leading employers Companies with the most matching filings
All loaded years · FY 2016–2026 Filings Median wage
Salary benchmarks Reported wage percentiles, from P10 to P90
All loaded years · FY 2016–2026 $251,087 Median reported annual base wage
Source: U.S. Department of Labor LCA disclosures · FY 2016–2026 (FY 2026 partial) · salary charts exclude non-yearly pay, non-certified cases, and missing or non-positive wages. Coverage & methodology
Reported base wages in USD · pay period shown beside each amount · select a salary for case details
Employer ↕ Job title ↕ Base salary ↕ Location ↕ Submit date ↕ Start date ↕ Intel Corporation System-On-Chip Design Engineering Manager $196,747 /yr ↗ $196,747 /yr
I-200-25084-800133 Reported wage: $196,747–$284,790 / year Annualized: $196,747 Status: Certified Fiscal year: 2025 Decision: 2025-03-31 Employment end: 2028-09-22 Worker positions: 1
Employer-reported disclosure · Base wage, not total compensation.
Hillsboro, OR 03/24/2025 09/23/2025 Intel Corporation System-On-Chip Design Engineering Manager $278,387 /yr ↗ $278,387 /yr
I-200-25041-679323 Reported wage: $278,387–$369,610 / year Annualized: $278,387 Status: Certified Fiscal year: 2025 Decision: 2025-02-18 Employment end: 2028-08-11 Worker positions: 1
Employer-reported disclosure · Base wage, not total compensation.
Santa Clara, CA 02/10/2025 08/12/2025 Intel Corporation System-On-Chip Design Engineering Manager $239,200 /yr ↗ $239,200 /yr
I-200-24081-818187 Reported wage: $239,200–$356,770 / year Annualized: $239,200 Status: Certified Fiscal year: 2024 Decision: 2024-03-28 Employment end: 2027-09-03 Worker positions: 1
Employer-reported disclosure · Base wage, not total compensation.
Santa Clara, CA 03/21/2024 09/04/2024 Intel Corporation System-On-Chip Design Engineering Manager $262,974 /yr ↗ $262,974 /yr
I-200-23038-754842 Reported wage: $262,974–$289,200 / year Annualized: $262,974 Status: Certified Fiscal year: 2023 Decision: 2023-02-14 Employment end: 2026-08-03 Worker positions: 1
Employer-reported disclosure · Base wage, not total compensation.
Santa Clara, CA 02/07/2023 08/04/2023
These records describe employer-reported wages, not total compensation. A certified LCA does not establish that a visa was granted or that an employer is currently hiring. Read the methodology and coverage.